

Features

- 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
- 300-MHz clock for high bandwidth
- 4-Word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 600MHz) @ 300 MHz
- Two input clocks (K and K) for precise DDR timing
 SRAM uses rising edges only
- Two input clocks for output data (C and C) to minimize clock-skew and flight-time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- · Synchronous internally self-timed writes
- 1.8V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4V–V_{DD})
- Available in 165-ball FBGA package (13 x 15 x 1.4 mm)
- Offered in both lead-free and non-lead free packages
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

Configurations

CY7C1317BV18 – 2M x 8 CY7C1917BV18 – 2M x 9 CY7C1319BV18 – 1M x 18 CY7C1321BV18 – 512K x 36

18-Mbit DDR-II SRAM 4-Word Burst Architecture

Functional Description

The CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II (Double Data Rate) architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with four 8-bit words in the case of CY7C1317BV18 and four 9-bit words in the case of CY7C1917BV18 that burst sequentially into or out of the device. The burst counter always starts with "00" internally in the case of CY7C1317BV18 and CY7C1917BV18. On CY7C1319BV18 and CY7C1321BV18, the burst counter takes in the last two significant bits of the external address and bursts four 18-bit words in the case of CY7C1319BV18, and four 36-bit words in the case of CY7C1321BV18, sequentially into or out of the device.

Asynchronous inputs include output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR-II SRAM in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


Selection Guide

	300 MHz	278 MHz	250 MHz	200 MHz	167 MHz	Unit
Maximum Operating Frequency	300	278	250	200	167	MHz
Maximum Operating Current	550	530	500	450	400	mA


198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised June 27, 2006



Logic Block Diagram (CY7C1317BV18)




Logic Block Diagram (CY7C1917BV18)






Logic Block Diagram (CY7C1319BV18)



Logic Block Diagram (CY7C1321BV18)





Pin Configurations

165-ball FBGA (13 x 15 x 1.4 mm) Pinout

	CY/C131/BV18 (2WIX 8)										
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	А	R/W	NWS ₁	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	NC	NC	А	NC/288M	K	NWS ₀	А	NC	NC	DQ3
С	NC	NC	NC	V _{SS}	А	NC	Α	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	NC	NC
Е	NC	NC	DQ4	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V _{DDQ}	V _{DD}	V_{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V _{DDQ}	V _{DD}	V_{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
Н	DOFF	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	DQ1	NC
Κ	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ0
М	NC	NC	NC	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	NC	NC
Ν	NC	NC	NC	V _{SS}	А	А	A	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	А	A	С	A	А	NC	NC	NC
R	TDO	TCK	А	A	A	C	A	А	A	TMS	TDI

CY7C1317BV18 (2M x 8)

CY7C1917BV18 (2M x 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	А	R/W	NC	K	NC/144M	LD	А	NC/36M	CQ
В	NC	NC	NC	А	NC/288M	К	BWS ₀	А	NC	NC	DQ3
С	NC	NC	NC	V _{SS}	А	NC	А	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	NC	NC
Е	NC	NC	DQ4	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V _{DDQ}	V _{DD}	V_{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ0
М	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
Ν	NC	NC	NC	V _{SS}	A	А	A	V _{SS}	NC	NC	NC
Ρ	NC	NC	DQ7	А	A	С	A	А	NC	NC	DQ8
R	TDO	TCK	А	А	A	C	A	А	А	TMS	TDI



Pin Configurations (continued)

165-ball FBGA	(13 x 15 x 1.4 mm) Pinout
---------------	-------------------	----------

				CY	, 7C1319BV	/18 (1M x	, (18)				
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	А	R/W	BWS ₁	K	NC/144M	LD	A	NC/36M	CQ
В	NC	DQ9	NC	А	NC/288M	K	BWS ₀	А	NC	NC	DQ8
С	NC	NC	NC	V _{SS}	А	A0	A1	V _{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V_{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	NC	NC	NC
Е	NC	NC	DQ11	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
Н	DOFF	V _{REF}	V_{DDQ}	V _{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V _{DDQ}	V _{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
М	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	DQ1	NC
Ν	NC	NC	DQ16	V _{SS}	A	А	A	V _{SS}	NC	NC	NC
Р	NC	NC	DQ17	А	А	С	A	А	NC	NC	DQ0
R	TDO	TCK	А	А	A	C	A	А	A	TMS	TDI

CY7C1321BV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	NC/36M	R/W	BWS ₂	K	BWS ₁	LD	A	NC/72M	CQ
В	NC	DQ27	DQ18	А	BWS ₃	K	BWS ₀	А	NC	NC	DQ8
С	NC	NC	DQ28	V _{SS}	А	A0	A1	V _{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	DQ16
Е	NC	NC	DQ20	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V _{DDQ}	V_{DD}	V_{SS}	V _{DD}	V _{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V _{DDQ}	NC	NC	DQ14
Н	DOFF	V_{REF}	V _{DDQ}	V_{DDQ}	V _{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
Κ	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V _{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
М	NC	NC	DQ34	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	DQ11	DQ1
Ν	NC	DQ35	DQ25	V _{SS}	А	А	А	V _{SS}	NC	NC	DQ10
Ρ	NC	NC	DQ26	А	А	С	А	А	NC	DQ9	DQ0
R	TDO	TCK	А	А	А	C	А	А	A	TMS	TDI



Pin Definitions

Pin Name	I/O	Pin Description
DQ _[x:0]	Input/Output- Synchronous	Data Input/Output signals . Inputs are sampled on the rising edge of K and \overline{K} clocks during valid Write operations. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during Read operations or K and \overline{K} when in single clock mode. When Read access is deselected, $Q_{[x:0]}$ are automatically tri-stated. CY7C1317BV18 - DQ _[7:0] CY7C1917BV18 - DQ _[8:0] CY7C1319BV18 - DQ _[17:0] CY7C1321BV18 - DQ _[35:0]
LD	Input- Synchronous	Synchronous Load . This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 4 data (two clock periods of bus activity).
NWS ₀ , NWS ₁	Input- Synchronous	Nibble Write Select 0, 1 – active LOW (CY7C1317BV18 only) . Sampled on the rising edge of the K and K clocks during Write operations. Used to select which nibble is written into the device during the current portion <u>of the</u> Write operations. Nibbles not written remain unaltered. NWS ₀ controls D _[3:0] and NWS ₁ controls D _[7:4] . All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select will cause the corresponding nibble of data to be ignored and not written into the device.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	$\begin{array}{l} \textbf{Byte Write Select 0, 1, 2, and 3 - active LOW.} Sampled on the rising edge of the K and \overline{K} clocks \\ during Write operations. Used to select which byte is written into the device during the current \\ portion of the Write operations. Bytes not written remain unaltered. \\ CY7C1917BV18 - \underline{BWS}_0 \text{ controls } D_{[8:0]} \\ CY7C1319BV18 - \underline{BWS}_0 \text{ controls } D_{[8:0]} \text{ and } \overline{BWS}_1 \text{ controls } D_{[17:9]} \\ CY7C1321BV18 - BWS_0 \text{ controls } D_{[8:0]}, BWS_1 \text{ controls } D_{[17:9]}, BWS_2 \text{ controls } D_{[26:18]} \text{ and } \overline{BWS}_3 \\ \text{ controls } D_{[35:27]}. \\ All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written into the device. \\ \end{array}$
A, A0, A1	Input- Synchronous	Address Inputs. These address inputs are multiplexed for both Read and Write operations. Internally, the device is organized as 2M x 8 (four arrays each of 512K x 8) for CY7C1317BV18, 2M x 9 (four arrays each of 512K x 9) for CY7C1917BV18, a single 1M x 18 array for CY7C1319BV18, and a single 512K x 36 array for CY7C1321BV18. CY7C1317BV18 – Since the least two significant bits of the address internally are "00," only 19 address inputs are needed to access the entire memory array. CY7C1917BV18 – Since the least two significant bits of the address internally are "00," only 19 address inputs are needed to access the entire memory array. CY7C1319BV18 – Since the least two significant bits of the address internally are "00," only 19 address inputs are needed to access the entire memory array. CY7C1319BV18 – A0 and A1 are the inputs to the burst counter. These are incremented in a linear fashion internally. 20 address inputs are needed to access the entire memory array. All the address inputs are ignored when write access is deselected. CY7C1321BV18 – A0 and A1 are the inputs to the burst counter. These are incremented in a linear fashion internally. 19 address inputs are needed to access the entire memory array.
R/W	Input- Synchronous	Synchronous Read/Write Input. When LD is LOW, this input designates the access type (Read when R/W is HIGH, Write when R/W is LOW) for loaded address. R/W must meet the set-up and hold times around edge of K.
С	Input- Clock	Positive Input Clock for Output Data . C is used in conjunction with \overline{C} to clock out the Read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
Ē	Input- Clock	Negative Input Clock for Output Data . \overline{C} is used in conjunction with C to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
К	Input- Clock	Positive Input Clock Input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
ĸ	Input- Clock	Negative Input Clock Input . \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Clock Output	CQ is referenced with respect to C . This is a free-running clock and is synchronized to the input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the AC Timing table.



Pin Definitions (continued)

Pin Name	I/O	Pin Description
	Clock Output	CQ is referenced with respect to C . This is a free-running clock and is synchronized to the input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the AC Timing table.
ZQ	Input	Output Impedance Matching Input . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	DLL Turn Off - active LOW . Connecting this pin to ground will turn off the DLL inside the device. The timings in the DLL turned off operation will be different from those listed in this data sheet.
TDO	Output	TDO for JTAG.
ТСК	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/36M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference Voltage Input . Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the device.
V _{DDQ}	Power Supply	Power supply inputs for the outputs of the device.

Functional Overview

The CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/C or K/K when in single-clock mode).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ pass through output registers controlled by the rising edge of the output clocks (C/C or K/K when in single clock mode).

All synchronous control (R/\overline{W} , \overline{LD} , $\overline{BWS}_{[0:X]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1319BV18 is described in the following sections. The same basic descriptions apply to CY7C1317BV18, CY7C1917BV18, and CY7C1321BV18.

Read Operations

The CY7C1319BV18 is organized internally as a 1M x 18 SRAM. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to the Address inputs is

stored in the Read address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise the corresponding 18-bit word of data from this address location is driven onto the Q_[17:0] using C as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto the Q_[17:0]. This process continues until all four 18-bit data words have been driven out onto Q[17:0]. The requested data will be valid 0.45 ns from the rising edge of the output clock (C or C, or K or K when in single clock mode, 250-MHz and 200-MHz device). In order to maintain the internal logic, each Read access must be allowed to complete. Each Read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, Read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Read request. Read accesses can be initiated on every other K clock rise. Doing so will pipeline the data flow such that data is transferred out of the device on every rising edge of the output clocks (C/C or K/K when in single-clock mode).

When Read access is deselected, the CY7C1319BV18 will first complete the pending Read transactions. Synchronous internal circuitry will automatically tri-state the outputs following the next rising edge of the positive output clock (C). This will allow for a seamless transition between devices without the insertion of wait states in a depth expanded memory.



Write Operations

Write operations are initiated by asserting R/W LOW and \overline{LD} LOW at the rising edge of the positive input clock (K). The address presented to Address inputs are stored in the Write address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise the data presented to D[17:0] is latched and stored into the 18-bit Write Data register provided BWS[1:0] are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the information presented to $\underline{D}_{[17:0]}$ is also stored into the Write Data register provided $BWS_{[1:0]}$ are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, Write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Write request. Write accesses can be initiated on every other rising edge of the positive input clock (K). Doing so will pipeline the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When Write access is deselected, the device will ignore all inputs after the pending Write operations have been completed.

Byte Write Operations

Byte Write operations are supported by the CY7C1319BV18. A Write operation is initiated as described in the Write Operations section above. The bytes that are written are determined by BWS_0 and BWS_1 , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write will allow the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a Write will allow the data portion of a Write will allow the data portion of a Write will allow the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.

Single Clock Mode

The CY7C1917BV18 can be used with a single clock that controls both the input and output registers. In this mode the device will recognize only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and C HIGH at power-on. This function is a strap option and not alterable during device operation.

DDR Operation

The CY7C1319BV18 enables high-performance operation through high clock frequencies (achieved through pipelining)

and double data rate mode of operation. The CY7C1319BV18 requires a No Operation (NOP) cycle when transitioning from a Read to a Write cycle. At higher frequencies, some applications may require a second NOP cycle to prevent contention.

If a Read occurs after a Write cycle, address and data for the Write are stored in registers. The write information must be stored because the SRAM can not perform the last word Write to the array without conflicting with the Read. The data stays in this register until the next Write cycle occurs. On the first Write cycle after the Read(s), the stored data from the earlier Write will be written into the SRAM array. This is called a Posted Write.

Depth Expansion

Depth expansion requires replicating the $\overline{\text{LD}}$ control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance

An external resistor, RQ must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM, The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω , with V_{DDQ} = 1.5V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

Echo Clocks


Echo clocks are provided on the DDR-II to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR-II. CQ is referenced with respect to C and CQ is referenced with respect to \overline{C} . These are free running clocks and are synchronized to the output clock of the DDR-II. In the single clock mode, CQ is generated with respect to K and \overline{CQ} is generated with respect to \overline{K} . The timings for the echo clocks are shown in the AC Timing table.

DLL

These chips utilize a Delay Lock Loop (DLL) that is designed to function between 80 MHz and the specified maximum clock frequency. During power-up, when the DOFF is tied HIGH, the DLL gets locked after 1024 cycles of stable clock. The DLL can also be reset by slowing or stopping the input clock K and K for a minimum of 30 ns. However, it is not necessary for the DLL to be specifically reset in order to lock the DLL to the desired frequency. The DLL will automatically lock 1024 clock cycles after a stable clock is presented, the DLL may be disabled by applying ground to the DOFF pin. For information refer to the application note "DLL Considerations in QDRII/DDRII/QDRII+/DDRII+".



Application Example^[1]



Truth Table^[2, 3, 4, 5, 6, 7]

Operation	К	LD	R/W	DQ	DQ	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on four consecutive K and K rising edges.	L-H	L	L	D(A1) at K(t + 1) ↑	D(A2) at K(t + 1) ↑	D(A3) at K(t + 2) ↑	D(A4) at K(t + 2) ↑
Read Cycle: Load address; wait one and a half cycle; read data on four consecutive C and C rising edges.	L-H	L	н	Q(A1) at C(t + 1) ↑	Q(A2) at C(t + 2) ↑	Q(A3) at C(t + 2) ↑	Q(A4) at C(t + 3) ↑
NOP: No Operation	L-H	н	Х	High-Z	High-Z	High-Z	High-Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State	Previous State	Previous State

Linear Burst Address Table (CY7C1319BV18 and CY7C1321BV18)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

Notes:

1. The above application shows 2 DDR-II being used. 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.

3. Device will power-up deselected and the outputs in a tri-state condition.

On CY7C1319BV18 and CY7C1321BV18, "A1" represents address location latched by the devices when transaction was initiated and A2, A3, A4 represents the addresses sequence in the burst. On CY7C1317BV18, "A1" represents A + '00', A2 represents A + '01', "A3" represents A + '10' and "A4" represents A + '11'.
 "t" represents the cycle at which a Read/Write operation is started. t+1, t + 2 and t +3 are the first, second and third clock cycles succeeding the "t" clock cycle.
 Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.

It is recommended that $K = \overline{K}$ and $C = \overline{C} = HIGH$ when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line 7. charging symmetrically.



Write Cycle Descriptions (CY7C1317BV18 and CY7C1319BV18)^[2, 8]

BWS ₀ ,NWS ₀	BWS ₁ ,NWS ₁	κ	ĸ	Comments
L	L	L-H	-	During the Data portion of a Write sequence: CY7C1317BV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1319BV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	-	L-H	During the Data portion of a Write sequence: CY7C1317BV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1319BV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	н	L-H	-	During the Data portion of a Write sequence: CY7C1317BV18 – only the lower nibble $(D_{[3:0]})$ is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1319BV18 – only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[17:9]}$ will remain unaltered.
L	н	-	L-H	During the Data portion of a Write sequence: CY7C1317BV18 – only the lower nibble ($D_{[3:0]}$) is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1319BV18 – only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[17:9]}$ will remain unaltered.
Н	L	L-H	-	During the Data portion of a Write sequence: CY7C1317BV18 – only the upper nibble $(D_{[7:4]})$ is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1319BV18 – only the upper byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ will remain unaltered.
н	L	-	L-H	During the Data portion of a Write sequence: CY7C1317BV18 – only the upper nibble $(D_{[7:4]})$ is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1319BV18 – only the upper byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ will remain unaltered.
Н	Н	L-H	-	No data is written into the devices during this portion of a Write operation.
Н	Н	-	L-H	No data is written into the devices during this portion of a Write operation.

Note:

Assumes a Write cycle was initiated per the Write Cycle Description Truth Table. NWS₀, NWS₁, BWS₀, BWS₁, BWS₂, BWS₃ can be altered on different portions of a Write cycle, as long as the set-up and hold requirements are achieved.



Write Cycle Descriptions (CY7C1321BV18)^[2, 8]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	ĸ	Comments
L	L	L	L	L-H	-	During the Data portion of a Write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	-	L-H	During the Data portion of a Write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	Н	Н	L-H	-	During the Data portion of a Write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ will remain unaltered.
L	Н	Н	Н	-	L-H	During the Data portion of a Write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ will remain unaltered.
Н	L	Н	Н	L-H	-	During the Data portion of a Write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.
Н	L	Н	Н	-	L-H	During the Data portion of a Write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ will remain unaltered.
Н	Н	L	Н	L-H	-	During the Data portion of a Write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.
Н	Н	L	Н	-	L-H	During the Data portion of a Write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ will remain unaltered.
Н	Н	Н	L	L-H		During the Data portion of a Write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ will remain unaltered.
Н	Н	Н	L	-	L-H	During the Data portion of a Write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ will remain unaltered.
Н	Н	Н	Н	L-H	-	No data is written into the device during this portion of a Write operation.
Н	Η	Н	Н	-	L-H	No data is written into the device during this portion of a Write operation.

Write Cycle Descriptions (CY7C1917BV18)^[2, 8]

BWS ₀	К	ĸ	Comments
L	L-H	-	During the Data portion of a Write sequence, the single byte $(D_{[8:0]})$ is written into the device.
L	-		During the Data portion of a Write sequence, the single byte $(D_{[8:0]})$ is written into the device.
Н	L-H	-	No data is written into the device during this portion of a Write operation.
Н	-	L-H	No data is written into the device during this portion of a Write operation.



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-1900. The TAP operates using JEDEC standard 1.8V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction codes). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the

TDI and TDO pins as shown in TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction



is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all other signals and simply ignore the value of the CK and CK captured in the boundary scan register</u>.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram^[9]




Note:

9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics Over the Operating Range^[10, 13, 14]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -2.0 mA	1.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	1.6		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and OutputLoad Current	$GND \le V_I \le V_{DD}$	-5	5	μΑ

TAP AC Switching Characteristics Over the Operating Range^[11, 12]

Parameter	Description	Min.	Max.	Unit
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH	20		ns
t _{TL}	TCK Clock LOW	20		ns
Set-up Times				
t _{TMSS}	TMS Set-up to TCK Clock Rise	5		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	5		ns

Notes:

^{10.} These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.


^{11.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register. 12. Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns. 13. Overshoot: $V_{IH}(AC) \le V_{DD}+0.85V$ (Pulse width less than $t_{TCYC}/2$); Undershoot $V_{IL}(AC) > -1.5V$ (Pulse width less than $t_{TCYC}/2$). 14. All voltage referenced to ground.



TAP AC Switching Characteristics Over the Operating Range^[11, 12] (continued)

Parameter	Description	Min.	Max.	Unit
t _{CS}	Capture Set-up to TCK Rise	5		ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns
Output Times	5			
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions^[12]





Identification Register Definitions

		Value					
Instruction Field	CY7C1317BV18	CY7C1917BV18	CY7C1319BV18	CY7C1321BV18	Description		
Revision Number (31:29)	000	000	000	000	Version number.		
Cypress Device ID (28:12)	11010100011000101	11010100011001101	11010100011010101	11010100011100101	Defines the type of SRAM.		
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.		
ID Register Presence (0)	1	1	1	1	Indicate the presence of an ID register.		

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



Boundary Scan Order

Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID
0	6R	27	11H	54	7B	81	3G
1	6P	28	10G	55	6B	82	2G
2	6N	29	9G	56	6A	83	1J
3	7P	30	11F	57	5B	84	2J
4	7N	31	11G	58	5A	85	ЗK
5	7R	32	9F	59	4A	86	3J
6	8R	33	10F	60	5C	87	2K
7	8P	34	11E	61	4B	88	1K
8	9R	35	10E	62	ЗA	89	2L
9	11P	36	10D	63	1H	90	3L
10	10P	37	9E	64	1A	91	1M
11	10N	38	10C	65	2B	92	1L
12	9P	39	11D	66	3B	93	3N
13	10M	40	9C	67	1C	94	3M
14	11N	41	9D	68	1B	95	1N
15	9M	42	11B	69	3D	96	2M
16	9N	43	11C	70	3C	97	3P
17	11L	44	9B	71	1D	98	2N
18	11M	45	10B	72	2C	99	2P
19	9L	46	11A	73	3E	100	1P
20	10L	47	Internal	74	2D	101	3R
21	11K	48	9A	75	2E	102	4R
22	10K	49	8B	76	1E	103	4P
23	9J	50	7C	77	2F	104	5P
24	9K	51	6C	78	3F	105	5N
25	10J	52	8A	79	1G	106	5R
26	11J	53	7A	80	1F		



Power-Up Sequence in DDR-II SRAM^[15, 16]

DDR-II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


Power-Up Sequence

- Apply power and drive DOFF LOW (All other inputs can be HIGH or LOW)
 - Apply V_{DD} before V_{DDQ}
 - Apply V_{DDQ} before V_{REF} or at the same time as V_{REF}
- After the power and clock (K, K, C, C) are stable take DOFF HIGH
- The additional 1024 cycles of clocks are required for the DLL to lock

Power-up Waveforms

DLL Constraints

- DLL uses either K or C clock as its synchronizing input. The input should have low phase jitter, which is specified as ${}^t\!\kappa c$ Var
- The DLL will function at frequencies down to 80 MHz
- If the input clock is unstable and the DLL is enabled, then the DLL may lock to an incorrect frequency, causing unstable SRAM behavior



Notes:

15. It is recommended that the DOFF pin be pulled HIGH via a pull up resistor of 1 Kohm.

16. During Power-Up, when the DOFF is tied HIGH, the DLL gets locked after 1024 cycles of stable clock.



Maximum Ratings

(Above which the useful life may be impaired.)

Electrical Characteristics Over the Operating Range^[14]

Parameter	Description	Test Condition	S	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply Voltage			1.7	1.8	1.9	V
V _{DDQ}	I/O Supply Voltage			1.4	1.5	V _{DD}	V
V _{OH}	Output HIGH Voltage	Note 18		$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V _{OL}	Output LOW Voltage	Note 19		$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output HIGH Voltage	I _{OH} = -0.1 mA, Nominal I	mpedance	V _{DDQ} - 0.2		V _{DDQ}	V
V _{OL(LOW)}	Output LOW Voltage	I _{OL} = 0.1 mA, Nominal Ir	npedance	V _{SS}		0.2	V
V _{IH}	Input HIGH Voltage ^[13]			V _{REF} + 0.1		V _{DDQ} + 0.3	V
V _{IL}	Input LOW Voltage ^[13]			-0.3		V _{REF} – 0.1	V
Ι _X	Input Leakage Current	$GND \leq V_I \leq V_{DDQ}$		-5		5	μA
l _{oz}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled		-5		5	μA
V _{REF}	Input Reference Voltage ^[20]	Typical Value = 0.75V		0.68	0.75	0.95	V
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	167 MHz			400	mA
		$f = f_{MAX} = 1/t_{CYC}$	200 MHz			450	mΑ
			250 MHz			500	mΑ
			278 MHz			530	mΑ
			300 MHz			550	mA
I _{SB1}	Automatic	Max. V _{DD} , both ports	167 MHz			200	mA
	Power-down Current	Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IH}$ or	200 MHz			220	mA
	Current	$V_{IN} \le V_{IL}$, f = f _{MAX} = 1/t _{CYC} , Inputs Static	250 MHz			240	mA
			278 MHz			250	mA
			300 MHz			260	mA

DC Electrical Characteristics Over the Operating Range

AC Input Requirements Over the Operating Range

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
V _{IH}	Input High (Logic 1) Voltage		V _{REF} + 0.2	-	_	V
V _{IL}	Input Low (Logic 0) Voltage		_	-	V _{REF} – 0.2	V

Capacitance^[21]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 1.8V V _{DDQ} = 1.5V	6	pF
C _O	Output Capacitance	VDDQ - 1.3V	7	pF

Notes:

17. Power-up: Assumes a linear ramp from 0V to V_{DD}(Min.) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} \leq V_{DD}. 18. Outputs are impedance controlled. I_{DH} = $-(V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \leq RQ \leq 350\Omega$. 19. Outputs are impedance controlled. I_{OL} = $(V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \leq RQ \leq 350\Omega$. 20. V_{REF} (Min.) = 0.68V or 0.46V_{DDQ}, whichever is larger, V_{REF} (Max.) = 0.95V or 0.54V_{DDQ}, whichever is smaller. 21. Tested initially and after any design or process change that may affect these parameters.

Operating Range


Range	Ambient Temperature	V _{DD} ^[17]	V_{DDQ} ^[17]
Com'l	0°C to +70°C	1.8 ± 0.1V	1.4V to V _{DD}
Ind'l	–40°C to +85°C		



Thermal Resistance^[21]

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	28.51	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	EIA/JESD51.	5.91	°C/W

AC Test Loads and Waveforms



Note: 22. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V_{REF} = 0.75V, RQ = 250Ω, V_{DDQ} = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{QL}/I_{QH} and load capacitance shown in (a) of AC Test Loads.



Switching Characteristics Over the Operating Range ^[22, 23]

Cypress	Consortium		300	MHz	278	MHz	250 MHz		200	MHz	167 MHz		
Parameter	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V_{DD} (Typical) to the first Access ^[24]		1		1		1		1		1		ms
t _{CYC}	t _{KHKH}	K Clock and C Clock Cycle Time		5.25	3.4	5.25	4.0	6.3	5.0	7.9	6.0	8.4	ns
t _{KH}	t _{KHKL}	In <u>p</u> ut Clock (K/ K and C/C) HIGH	1.32	_	1.4	_	1.6	-	2.0	-	2.4	-	ns
t _{KL}	t _{KLKH}	In <u>p</u> ut Clock (K/ K and C/C) LOW	1.32		1.4		1.6	-	2.0	-	2.4	-	ns
^t кн к н	^t кн к н	K Clock Rise to \overline{K} Clock Rise and C to \overline{C} Rise (rising edge to rising edge)	1.49	-	1.6	-	1.8	-	2.2	-	2.7	_	ns
^t кнсн	^t кнсн	K/\overline{K} Clock Rise to C/\overline{C} Clock Rise (rising edge to rising edge)	0.0	1.45	0.0	1.55	0.0	1.8	0.0	2.2	0.0	2.7	ns
Set-up Tim	es												
t _{SA}	t _{AVKH}	AVKH Address Set-up to K Clock Rise		-	0.4	-	0.5	-	0.6	-	0.7	-	ns
t _{SC}	t _{IVKH}	Control Set- <u>up</u> to K Clock Rise (LD, R/W)	0.4	-	0.4	-	0.5	-	0.6	-	0.7	-	ns
tscddr	t _{IVKH}	Double Data Rate Control Set-up to <u>Clock (K, K) Rise</u> (<u>BWS₀, BWS₁, BWS₂,</u> BWS ₃)	0.3	-	0.3	-	0.35	_	0.4	-	0.5	_	ns
t _{SD} ^[25]	t _{DVKH}	D _[X:0] Set-up to Clock (K/K) Rise	0.3	-	0.3	-	0.35	_	0.4	-	0.5	-	ns
Hold Times	;	·		•		•	•				•		
t _{HA}	t _{KHAX}	Address Hold after K Clock Rise	0.4	-	0.4	-	0.5	_	0.6	-	0.7	_	ns
t _{HC}	t _{KHIX}	Control Hold after K Clock Rise (LD, R/W)	0.4	-	0.4	-	0.5	-	0.6	-	0.7	-	ns
t _{HCDDR}	^t кніх	Double Data Rate Control Hold after <u>Clock (K, K) Rise</u> (<u>BWS₀, BWS₁, BWS₂,</u> BWS ₃)	0.30	-	0.30	-	0.35	_	0.4	-	0.5	_	ns
t _{HD}	t _{KHDX}	D _[X:0] Hold after Clock (K/K) Rise	0.30	-	0.30	-	0.35	-	0.4	-	0.5	-	ns

Notes:

 ^{23.} All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 133 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and will output data with the output timings of that frequency range.
 24. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} minimum initially before a read or write operation are initiated.

can be initiated. 25. For DQ2 data signal on CY7C1917BV18 device, t_{SD} is 0.5 ns for 200 MHz, 250 MHz, 278 MHz and 300 MHz frequencies.



Cypress	Consortium		300	MHz	278 MHz		250 MHz		200 MHz		167 MHz		
Parameter	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Tim	es												
t _{CO}	t _{CHQV}	HQV in single clock mode) to Data Valid		0.45	-	0.45	-	0.45	-	0.45	-	0.50	ns
t _{DOH}	tснах	Data Out <u>pu</u> t Hold after Output C/C Clock Rise (Active to Active)	-0.45	-	-0.45	-	-0.45	-	-0.45	_	-0.50	-	ns
t _{CCQO}	t _{CHCQV}	C/C Clock Rise to Echo Clock Valid	_	0.45	-	0.45	-	0.45	-	0.45	-	0.50	ns
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after C/C Clock Rise	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.50	-	ns
t _{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	-	0.27	-	0.27	-	0.30	-	0.35	-	0.40	ns
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.27	-	-0.27	-	-0.30	_	-0.35	-	-0.40	_	ns
t _{CHZ}	t _{CHQZ}	Clock (C/C) Rise to High-Z (Active to High-Z) ^[26, 27]	_	0.45	-	0.45	_	0.45	_	0.45	_	0.50	ns
t _{CLZ}	t _{CHQX1}	Clock (C/C) Rise to Low-Z ^[26, 27]	-0.45	-	-0.45	_	-0.45	-	-0.45	-	-0.50	-	ns
DLL Timing)					•				•	•		L
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	—	0.20	-	0.20	—	0.20	—	0.20	-	0.20	ns
t _{KC lock}	t _{KC lock}	DLL Lock Time (K, C)	1024	-	1024	—	1024	_	1024	-	1024	-	Cycles
t _{KC Reset}	t _{KC Reset}	K Static to DLL Reset	30		30		30		30		30		ns


Switching Characteristics Over the Operating Range (continued)^[22, 23]

Notes:

26. t_{CHZ} , t_{CLZ} , are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured \pm 100 mV from steady-state voltage. 27. At any given voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO} .



Switching Waveforms^[28, 29, 30]



Notes:

28. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0 + 1.

29. Output are disabled (High-Z) one clock cycle after a NOP.

30. In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.



Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit <u>www.cypress.com</u> for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
167	CY7C1317BV18-167BZC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1917BV18-167BZC			
	CY7C1319BV18-167BZC			
	CY7C1321BV18-167BZC			
	CY7C1317BV18-167BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-167BZXC			
	CY7C1319BV18-167BZXC			
	CY7C1321BV18-167BZXC			
	CY7C1317BV18-167BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1917BV18-167BZI			
	CY7C1319BV18-167BZI			
	CY7C1321BV18-167BZI			
	CY7C1317BV18-167BZXI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-167BZXI			
	CY7C1319BV18-167BZXI			
	CY7C1321BV18-167BZXI			
200	CY7C1317BV18-200BZC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1917BV18-200BZC			
	CY7C1319BV18-200BZC			
	CY7C1321BV18-200BZC			
	CY7C1317BV18-200BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-200BZXC			
	CY7C1319BV18-200BZXC			
	CY7C1321BV18-200BZXC			
	CY7C1317BV18-200BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1917BV18-200BZI			
	CY7C1319BV18-200BZI			
	CY7C1321BV18-200BZI			
	CY7C1317BV18-200BZXI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-200BZXI			
	CY7C1319BV18-200BZXI			
	CY7C1321BV18-200BZXI			
250	CY7C1317BV18-250BZC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1917BV18-250BZC	1		
	CY7C1319BV18-250BZC	1		
	CY7C1321BV18-250BZC			
	CY7C1317BV18-250BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-250BZXC	1		
	CY7C1319BV18-250BZXC			
	CY7C1321BV18-250BZXC			




Ordering Information (continued)

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit <u>www.cypress.com</u> for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
250	CY7C1317BV18-250BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1917BV18-250BZI			
	CY7C1319BV18-250BZI			
	CY7C1321BV18-250BZI			
	CY7C1317BV18-250BZXI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-250BZXI			
	CY7C1319BV18-250BZXI			
	CY7C1321BV18-250BZXI			
278	CY7C1317BV18-278BZC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercia
	CY7C1917BV18-278BZC			
	CY7C1319BV18-278BZC			
	CY7C1321BV18-278BZC			
	CY7C1317BV18-278BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-278BZXC			
	CY7C1319BV18-278BZXC			
	CY7C1321BV18-278BZXC			
	CY7C1317BV18-278BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1917BV18-278BZI			
	CY7C1319BV18-278BZI			
	CY7C1321BV18-278BZI			
	CY7C1317BV18-278BZXI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-278BZXI			
	CY7C1319BV18-278BZXI			
	CY7C1321BV18-278BZXI			
300	CY7C1317BV18-300BZC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercia
	CY7C1917BV18-300BZC			
	CY7C1319BV18-300BZC			
	CY7C1321BV18-300BZC			
	CY7C1317BV18-300BZXC	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-300BZXC			
	CY7C1319BV18-300BZXC			
	CY7C1321BV18-300BZXC			
	CY7C1317BV18-300BZI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1917BV18-300BZI			
	CY7C1319BV18-300BZI			
	CY7C1321BV18-300BZI			
	CY7C1317BV18-300BZXI	51-85180	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1917BV18-300BZXI			
	CY7C1319BV18-300BZXI			
	CY7C1321BV18-300BZXI			



Package Diagram



165-ball FBGA (13 x 15 x 1.4 mm) (51-85180)

QDR[™] SRAMs and Quad Data Rate[™] SRAMs comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung technology. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	252474	See ECN	SYT	New Data Sheet
*A	325581	See ECN	SYT	Removed CY7C1917BV18 from the title Included 300-MHz Speed Bin Added Industrial Temperature Grade Replaced TBDs for I _{DD} and I _{SB1} specs Replaced the TBDs on the Thermal Characteristics Table to Θ_{JA} = 28.51°C/V and Θ_{JC} = 5.91°C/W Replaced TBDs in the Capacitance Table for the 165 FBGA Package Changed the package diagram from BB165E (15 x 17 x 1.4 mm) to BB165E (13 x 15 x 1.4 mm) Added Lead-Free Product Information Updated the Ordering Information by Shading and Unshading MPNs as per availability
*B	413999	See ECN	NXR	Added CY7C1917BV18 part number to the title Added 278-MHz speed Bin Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed C/C Pin Description in the features section and Pin Description Added power-up sequence details and waveforms Added foot notes #15, 16, 17 on page# 19 Replaced Three-state with Tri-state Changed the description of I _X from Input Load Current to Input Leakage Current on page# 20 Modified the I _{DD} and I _{SB} values Modified test condition in Footnote #18 on page# 20 from V _{DDQ} < V _{DD} to V _{DDQ} \leq V _{DD} Replaced Package Name column with Package Diagram in the Ordering Information table
*C	472384	See ECN	NXR	Converted from Preliminary to Final Modified the ZQ Definition from Alternately, this pin can be connected directly to V_{DD} to Alternately, this pin can be connected directly to V_{DDQ} Included Maximum Ratings for Supply Voltage on V_{DDQ} Relative to GND Changed the Maximum Ratings for DC Input Voltage from V_{DDQ} to V_{DD} Changed t _{TH} and t _{TL} from 40 ns to 20 ns, changed t _{TMSS} , t _{TDIS} , t _{CS} , t _{TMSH} , t _{TDIH} , t _{CH} from 10 ns to 5 ns and changed t _{TDOV} from 20 ns to 10 ns in TAP AC Switching Characteristics table Modified Power-Up waveform Changed the Maximum rating of Ambient Temperature with Power Applied from -10°C to +85°C to -55°C to +125°C Added additional notes in the AC parameter section Modified AC Switching Waveform Corrected the typo In the AC Switching Characteristics Table Updated the Ordering Information Table